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The most promising quantum algorithms re-
quire quantum processors hosting millions of
quantum bits when targeting practical applica-
tions [1]. A major challenge towards large-scale
quantum computation is the interconnect com-
plexity. In current solid-state qubit implemen-
tations, a major bottleneck appears between the
quantum chip in a dilution refrigerator and the
room temperature electronics. Advanced lithog-
raphy supports the fabrication of both CMOS
control electronics and qubits in silicon. When
the electronics are designed to operate at cryo-
genic temperatures, it can ultimately be inte-
grated with the qubits on the same die or package,
overcoming the wiring bottleneck [2–5]. Here we
report a cryogenic CMOS control chip operating
at 3K, which outputs tailored microwave bursts
to drive silicon quantum bits cooled to 20mK. We
first benchmark the control chip and find electri-
cal performance consistent with 99.99% fidelity
qubit operations, assuming ideal qubits. Next,
we use it to coherently control actual silicon spin
qubits [6–8] and find that the cryogenic control
chip achieves the same fidelity as commercial in-
struments. Furthermore, we highlight the exten-
sive capabilities of the control chip by program-
ming a number of benchmarking protocols as well
as the Deutsch-Josza algorithm [9] on a two-qubit
quantum processor. These results open up the
path towards a fully integrated, scalable silicon-
based quantum computer.
A practical quantum computer comprises two main
building blocks – a quantum processor with millions of
qubits and classical instrumentation to generate con-
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trol signals (input) and to process readout signals (out-
put) [1, 2]. A standard setup for semiconducting or su-
perconducting qubits has the qubits operating in a dilu-
tion refrigerator at ∼20mK, while bulky microwave vec-
tor sources and arbitrary waveform generators are placed
at room temperature and connected to the qubits via long
cables and attenuators (Fig. 1a, left). This approach has
recently enabled an experimental demonstration of the
advantage of quantum computing over classical comput-
ing in a random circuit sampling experiment, that uti-
lizes a superconducting quantum processor consisting of
53 qubits [10]. This system requires more than 200 coax-
ial control lines from room temperature to the quantum
chip operated below 20mK. This brute-force approach
to reach higher qubit numbers will soon hit its limits.
A promising path forward is to bring the control elec-
tronics close to the quantum chip, at cryogenic tempera-
tures [3, 4, 11–18]. Here the challenge is that the power
dissipation of the control electronics easily surpasses the
typical cooling power of 10 µW available at 20mK. Sili-
con spin qubits are well-positioned for co-integration with
dissipative classical electronics, since they can be oper-
ated above 1K [19, 20], where the cooling power is orders
of magnitude higher (Fig. 1a, right). Therefore, an im-
portant next step is to design and implement a quantum
control chip operating at 1-3K, and to test its overall
performance in driving real qubits. In order to bench-
mark the limits of the controller, it is advantageous to
keep the qubits at ∼20mK, where the qubits are most
coherent and the demands on the controller are highest
(Fig. 1a, middle).
A cryogenic quantum controller for practical quantum
information processing must meet multiple criteria: a
form factor compatible with integration in a cryogenic
refrigerator; frequency multiplexing to facilitate scalabil-
ity; low power consumption within the limit of refrig-
erator cooling power; sufficiently high output power to
enable fast operations compared to the qubit coherence
times; high signal-to-noise ratio (SNR) and spurious-free-
dynamic-range (SFDR) for high-fidelity control; the abil-
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Fig. 1: The cryogenic quantum control system. a. Three stages of development of the control system towards
full integration. From left to right: room temperature instruments connected to qubits via coax lines and
attenuators; cryo-controller placed at 1-5K directly connected to the qubits and triggered from room temperature
using a serial peripheral interface (SPI); a future perspective of fully integrated control electronics and qubits on the
same package/die. Two single electron spins used as qubits are located underneath gates LP (blue) and RP (red), as
shown in the SEM image. Multiplexed microwave signals are sent to gate MW (yellow) to control both qubits. Gate
T (green) is used to tune the coupling between the qubits. b. Energy level diagram without (left) and with (right)
exchange coupling (J). The resonance frequency of each qubit depends on the other qubit only when the coupling is
on (low tunnel barrier between the dots). c, d. FinFET NMOS device characteristics at room temperature versus
5K: drain current (ID) versus gate-source voltage (VGS) at drain-source voltage VDS = 1V (c) and ID versus VDS
at VGS = 0.4V(d).
ity to generate complex pulse shapes and perform a uni-
versal set of quantum operations; an integrated instruc-
tion set memory for the efficient execution of complex
algorithms. All these requirements can be met by com-
mercial CMOS circuits designed to operate at a few K.
In this work, we utilize a quantum control chip op-
erating at 3K (cryo-controller, named Horse Ridge) and
fabricated in Intel 22 nm-FinFET low-power CMOS tech-
nology [12] to coherently control two electron spin qubits
in a silicon double quantum dot cooled to ∼20mK. Ex-
tensive electrical characterization and benchmarking us-
ing the quantum processor show that the cryo-controller
meets all the above criteria.
The specifications for the cryo-controller derive from
the demands on the qubit control. Here we target qubits
that can be resonantly controlled with drive frequencies
in the 2-20GHz band, covering the typical resonance fre-
quencies of both superconducting and spin qubits. The
cryo-controller has four output ports, each with up to 32
frequency-multiplexed tones. Since the controller must
dissipate minimal power and have a small form factor, we
analyze in detail the signal specifications that are suffi-
cient to achieve a 99.99% gate fidelity [21]. Among other
performance metrics, the most stringent ones dominat-
ing the architecture and power consumption of the con-
troller are the SNR (> 48 dB) and SFDR (> 44 dB) for
frequency-multiplexed control [21].
Further challenges arise in designing complex CMOS
circuits at deep cryogenic temperatures. Key device char-
acteristics such as the threshold voltage (Vth) and mobil-
ity (µ) increase compared to room temperature, as seen
in Fig. 1c, d [22]. Moreover, the degradation of active
device matching [23] and the improvement of the qual-
ity factor of on-chip passive components [24], necessitate
careful characterization and modeling for circuits oper-
ated at cryogenic temperatures.
As a benchmark of performance, we use the cryo-
controller to coherently control a two-qubit quantum pro-
cessor. The quantum processor is made of a double quan-
tum dot (DQD) electrostatically confined in a 28Si/SiGe
heterostructure. By tuning the voltage on plunger gates
LP and RP, two single electrons are locally accumulated
underneath each gate, shown in blue and red in the
scanning electron microscope (SEM) image in Fig. 1a.
By applying an external magnetic field of 380mT, com-
bined with the longitudinal magnetic field induced by a
micro-magnet on top of the DQD (see Extended Data
Fig. 7), we can encode the qubit states into the Zee-
man split states of the two electrons, where spin-up is
used as |1〉 and spin-down is used as |0〉. The resonance
frequencies of Qubit 1 (Q1, underneath gate LP) and
Qubit 2 (Q2, underneath gate RP) are 13.62GHz and
13.51GHz, respectively. Rotations around the xˆ and
yˆ axes are implemented by sending microwave bursts
with the microwave phase controlling the rotation axis.
The microwave bursts are applied to gate MW, which
drives electric-dipole spin resonance (EDSR) enabled by
the transverse magnetic field gradient from the micro-
magnet [25], while the rotation around the zˆ axis (phase
control) is achieved by changing the reference phase in
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Fig. 2: The Horse Ridge cryogenic controller characterized at 3 K. a. System-level representation showing
the digital signal generation and analog/RF front end of the cryo-controller, programmable via the SPI. b.
Continuous-wave output spectrum from the cryo-controller at 13.54GHz showing the main output tone, SFDR and
LO rejection ratio (LOR). c. Rectangular (purple) and Gaussian (green) shaped bursts before up-conversion and the
corresponding spectra after up-conversion. d. Qubit response for different burst envelopes, obtained when sweeping
the NCO frequency around the qubit resonance across a span of ∼3MHz with a resolution of 15 kHz.
the cryo-controller [26]. The two-qubit interaction is me-
diated by the exchange coupling (J) between the two
spins [27], controlled by gate T. Its effect here is to
shift the anti-parallel spin states down in energy [28].
As a result, the resonance frequency of each qubit now
depends on the state of the other qubit, allowing con-
ditional operations on each qubit via narrow-band mi-
crowave bursts [7, 8] (Fig. 1b). The corresponding four
different frequencies can be individually addressed us-
ing frequency multiplexing. Both qubits are read out in
single-shot mode [29] (see Methods).
Figure 2 shows the system-level architecture of the
cryo-controller, which consists of a digital signal genera-
tion unit with an analog/RF front-end. At the core of the
digital signal generation, a numerically controlled oscil-
lator (NCO) outputs a sequence of bit strings every clock
period. This bit string encodes a phase that is intended
to track the reference phase of one particular qubit. The
output of 16 NCOs is multiplexed and fed to a phase-to-
amplitude converter (PAC) to generate a sinusoidal (in-
phase) and cosinusoidal (quadrature-phase) signal. The
NCO phases are constructed via a phase accumulator,
which increments the phase in steps determined by a dig-
ital frequency tuning word (FTW). The 22-bit FTWs in
combination with the 1GHz clock frequency of the phase
accumulator gives a frequency resolution of ∼ 238Hz.
The sine and cosine signals are amplitude and phase
modulated using the envelope memory (orange box) con-
taining up to 40960 points, each specifying an amplitude
and phase value. An instruction table memory can store
up to 8 different instructions per qubit/NCO by referring
to start and stop addresses in the envelope memory. Fi-
nally, these instructions are listed in the instruction list
to execute up to 2048 instructions from multiple instruc-
tion tables, initiated by a single external trigger. The
output of two such banks, each generating a digital sig-
nal, are summed to simultaneously control two qubits,
consequently increasing the number of supported (un-
coupled) qubits from 16 to 32.
The generated digital signals are translated to the ana-
log domain using high-speed digital-to-analog converters
(DAC) and upconverted to the required qubit frequency
using an I/Q mixer and an external local oscillator (LO).
Finally, an output driver is incorporated to produce the
required voltage amplitude (through a tunable gain of
40 dB) in the frequency range of 2 to 20GHz, while driv-
ing the 50Ω coaxial cable connecting to the qubits. Such
a wide frequency and output power range allows the
control of various solid-state qubits such as spin qubits
and superconducting qubits. The controller dissipates
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Fig. 3: Frequency-multiplexed qubit control and fidelity benchmarks with the cryo-controller a.
Spectra showing the qubit resonances. Inset: SEM image indicating the qubits’ positions. b. Frequency-multiplexed
control producing simultaneous Rabi oscillations of Q2 (left) and Q1 (right). The decay arises mainly from the
residual coupling between the two qubits (see Extended Data Fig. 9 for Rabi oscillations in individual driving
mode). c. 〈σz〉 of Q2 measured after an an AllXY sequence. The output power is calibrated to achieve a ∼1MHz
Rabi frequency (the same applies to the QST and RB experiments). The visibility is normalized by removing the
readout error (see Methods). d. Trajectory of the state of Q2 under an X2 gate reconstructed by QST. Orange data
points indicate the qubit state after incrementing microwave burst times. e. Randomized benchmarking of Q2
performed by the cryo-controller and the room temperature setup. We offset the orange data points by −0.05 to
facilitate comparison of the two traces.
384mW with all the NCOs simultaneously operating at
a clock frequency of 1GHz (Digital Signal Generation:
330mW, Analog/RF front-end: 54mW) (see Methods).
This architecture is replicated 4 times in a die area of
16mm2 (TX0-TX3 in Fig. 1) with an ability to control
up to 4 × 32 frequency multiplexed qubits.
The purity of the generated signal can be quantified
using the output signal spectrum shown in Fig. 2b. The
generated signal has an SFDR of 46 dB at 13.54GHz in
a 1GHz bandwidth, excluding the residual LO leakage
(see Extended Data Fig. 5 for a two-tone test). The noise
floor is flat across the 1GHz bandwidth, and the cryo-
controller leaves the electron temperature of the quantum
device unaffected (see Extended Data Fig. 8). The SNR
is 48 dB when integrating over 25MHz, corresponding to
the targeted maximum qubit Rabi frequency. Along with
the low quantization noise and frequency noise, the out-
put signal quality is predicted to achieve a single-qubit
gate fidelity of 99.99%, assuming ideal qubits [21]. The
amplitude and phase modulation capabilities of the con-
troller allow the chip to generate arbitrary waveforms to
precisely shape the spectral content of the pulse used to
manipulate the qubits, as shown in Fig. 2c. In illustra-
tion, Fig. 2d shows the response of Q2 to a microwave
burst with rectangular versus Gaussian envelope, both
calibrated to invert the qubit state when the drive is on-
resonance with the qubit.
Next, we test the functionality of the cryo-controller for
controlling uncoupled qubits. The LO frequency is set to
13.54GHz. Q1 is then offset from the LO by 24MHz
and Q2 by −90MHz. The qubit resonances are found
by sweeping one single-sideband tone generated by one
NCO (Fig. 3a), using the 22-bit FTW. Then we use one
NCO from each bank to generate two tones on resonance
with the two qubits and drive simultaneous Rabi oscilla-
tions on both qubits (Fig. 3b). Here a 5 µs rectangular
envelope is uploaded to the envelope memory, and saved
as an instruction. The duration of the microwave burst
is swept by updating the start or stop address of this
instruction.
The pulses for single-qubit rotations are precisely cal-
ibrated using the AllXY sequence [30]. In the AllXY
experiment, 21 different pairs of single-qubit gates from
the set {I,X, Y,X2, Y 2} are applied to a qubit initial-
ized to |0〉. Here I is the identity operation, X and Y are
pi/2 rotations around the xˆ and yˆ axis respectively, and
X2 and Y 2 are pi rotations. The final state zˆ-projection
〈σz〉 takes values from {−1, 0,+1} under perfect opera-
tions (shown as the gray shaded areas in Fig. 3c). Any
miscalibration in the amplitude, frequency or phase of
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Fig. 4: Programming a quantum processor with the cryo-controller. a. Two-qubit logic with the
cryo-controller. The middle panel shows the spectra of two qubits obtained using the cryo-controller with the
exchange coupling (J) between the qubits turned on. Selective excitation of each of the four resonances can be used
for implementing various two-qubit controlled-rotation gates, shown in the upper panel. The lower panels (shared
Y-axis labels) show the Rabi oscillations at each frequency. b. (Top) Pulse sequences of the Deutsch–Josza
algorithm programmed into the cryo-controller and (Bottom) measured probabilities of the output qubit state (Q2)
after running the algorithm. A constant function is composed of either a CNOT or a Z-CNOT gate, which consists
of a CROT gate on Q2 and a phase correction on Q1 (not plotted). Only the lower frequency (green branch,
Z-CROT ) is used for the −Y and Y gate on Q2 because Q1 (ideally) starts from and ends up in |0〉. The visibility
of Q2 is normalized by removing the readout error. Empirically, we attribute the remaining errors mostly to charge
noise in the presence of a finite J (see Methods).
the pulse results in deviations from the ideal outcome
(hatched bars in Fig. 3c). In addition, we reconstruct
the trajectory of an X2 gate by performing quantum-
state tomography (QST) [31] at incremental burst times
of a rectangular microwave signal (Fig. 3d). The AllXY
and QST results indicate that the single-qubit gate set is
well calibrated, offering a good starting point for bench-
marking the gate fidelity.
The gate fidelity is a crucial metric to express the per-
formance of a quantum processor and its classical con-
troller. We use single-qubit randomized benchmarking
(RB) [32, 33] to compare the performance of the cryo-
controller with the conventional room temperature (RT)
setup, which consists of an arbitrary waveform gener-
ator (Tektronix 5014C) and a vector signal generator
(Keysight E8267D). A programmable microwave switch
placed at the 3K plate allows to conveniently alternate
between the cryo-controller and the RT setup. In the
RB experiment, sequences of increasing numbers of ran-
domly selected Clifford operations are applied to the
qubit (Q2), followed by a final Clifford operation that
returns the qubit to its initial state in the ideal case.
For each data point in Fig. 3e, 32 different sequences
are randomly sampled and each is repeated 200 times.
Envelopes of all gates to be used are uploaded to the en-
velope memory, and saved as instructions. The random
sequences are constructed by updating the instruction
list. The instructions in the list are executed sequen-
tially after an external trigger via the SPI in Fig. 2a is
received. Exactly the same random sequences are used
in an RB experiment using the RT setup. We find an av-
erage single-qubit gate fidelity of 99.71± 0.03% with the
RT setup and 99.69±0.02% with the cryo-controller (see
Methods). The fidelities are consistently identical within
the error bars and well above the threshold for fault-
tolerance [34], with the infidelity limited by the qubit.
These experiments demonstrate the high signal quality
from the cryo-controller as well as its capability of gen-
erating complex sequences.
To further test the programmability of the cryo-
controller, we use it to implement two-qubit logic in
the quantum processor. Taking advantage of the fre-
quency shift of each qubit conditional on the state of the
other qubit (Fig. 1b), we use controlled-rotation (CROT )
gates as the native two-qubit gates. These are achieved
by frequency selective addressing [7, 8], thus demand-
ing 2 NCOs per qubit (see Methods). A pi-rotation at
the higher or lower frequency implements the canoni-
6cal controlled-NOT (CNOT ) gate or the zero-controlled-
NOT (Z-CNOT ) gate respectively, up to a single-qubit
pi/2 zˆ-rotation on the control qubit. Due to cross-talk,
an additional phase correction in the form of a zˆ-rotation
is needed. All zˆ rotations are implemented by updat-
ing the reference phase of the NCO (see Extended Data
Fig. 3). Single-qubit gates are implemented by address-
ing both frequencies of the same qubit sequentially. Mak-
ing use of four NCOs, we program the cryo-controller to
run the two-qubit Deutsch–Josza algorithm, which de-
termines whether a function gives constant or balanced
outcomes [9]. The two constant (balanced) functions that
map one input bit on one output bit are implemented
by the CNOT and Z-CNOT (I and X2) operations.
Here, we choose Q1 to be the output qubit and Q2 to
be the input qubit. Fig. 4b shows the pulse sequence
and the measurement results, where the constant (bal-
anced) functions lead to a high probability for measuring
the data qubit as |1〉 (|0〉), as expected. This experiment
highlights the ability to program the cryo-controller with
arbitrary sequences of operations.
The cryo-controller allows for much more complex se-
quences, containing up to 2048 instructions for each of
the four transmitters. Each instruction defines a mi-
crowave burst at one of 32 independent frequencies with
an amplitude and phase profile that can be arbitrarily
shaped. The cryo-controller can be conveniently embed-
ded in existing micro-architectures and programmed via
standard QASM variants[35]. This quantum-classical ar-
chitecture can thus be directly applied to multi-qubit al-
gorithms and noisy intermediate-scale quantum devices
[36].
The versatile programmability combined with the
signal quality allowing up to 99.99% gate fidelities,
the footprint of just 4mm2, the power consumption of
384mW, the ability to integrate multiple transmitters
on one die, and operation at 3K, highlight the promise
of cryo-controllers to address key challenges in building
a large-scale quantum computer. Optimized design of
cryogenic CMOS circuits, e.g. the use of a narrower
frequency band, can substantially reduce the power
consumption (see Methods) and make it possible to
work at 1K or even lower temperatures. With the
development of FinFET quantum dots and increased
operating temperatures of spin qubits (∼1K) [19, 20],
it may be possible to fully integrate the quantum
processor with the classical controller on-chip or by flip-
chip technology, thus lifting a major roadblock in scaling.
Data availability Data supporting this work will
be uploaded to online repository.
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8METHODS
Programming the cryo-controller. The setup (Ex-
tended Data Fig.1) contains a field-programmable gate
array (FPGA) that configures the cryo-controller (e.g.
FTW), programs the various memories inside the cryo-
controller (e.g. envelope memories, instruction tables
and instruction lists), and controls the start of the ex-
ecution of the instruction list. The FPGA is connected
to the host PC, which sends the data that needs to be
uploaded to the cryo-controller over the SPI. The instruc-
tion list integrated in the cryo-controller does not sup-
port classical instructions that allow for e.g. branching
or wait statements, as required for performing certain
qubit experiments and for synchronization with other
equipment. Therefore, switching between different in-
struction lists and synchronization with the rest of the
equipment, is controlled by two trigger lines from the
AWG to the FPGA. The application of the execute trig-
ger starts the execution of the instruction list that is pro-
grammed in the cryo-controller, for performing repeated
measurements. The application of the sweep trigger loads
the next instruction list from the FPGA SRAM into the
cryo-controller’s instruction list.
Power budget. The high power consumption of the dig-
ital circuitry of the cryo-controller is caused due to the
lack of clock gating in registers (memory), thus causing
them to continuously operate instead of just during the
read/write cycle. This could easily be reduced by fur-
ther optimizations (e.g. by replacing more registers with
SRAM memory and by adding clock gating), that were
not yet included in the first generation cryo-controller.
Based on the simulation with clock-gating, the power
consumption of the digital circuitry should be lower than
40mW instead of 330mW in the current design. More-
over, this chip was designed to address both transmons
and spin qubits and hence an ultra-wide output frequency
range was supported i.e. 2 to 20GHz. Once the qubit
frequency is fixed within a few GHz range, the power
consumption of the analog circuitry can be significantly
reduced to limit the power consumption to ∼ 20mW in-
stead of 54mW.
Si/SiGe heterostructure. The quantum processor is
made by gate-confined quantum dots in a 28Si/SiGe het-
erostructure, which is grown using a reduced pressure
chemical vapor deposition reactor (ASM Epsilon 2000).
First, a Si1−xGex buffer layer (with x linearly increas-
ing from 0 to 0.3) is grown on top of a p-type natural
Si wafer, followed by a 300 nm strain-relaxed Si0.7Ge0.3
layer. Then a 10 nm isotopically purified tensile-strained
28Si (with 800 ppm residual 29Si concentration) quan-
tum well is grown, followed by a 30 nm strain-relaxed
Si0.7Ge0.3 barrier layer. Finally a 1 nm sacrificial Si cap
is grown on top.
Quantum dot device fabrication On top of the
heterostructure, a 7 nm AlOx layer is deposited using
atomic-layer deposition (ALD), followed by a 20 nm Al
metal film, which is patterned using electron beam lithog-
raphy in order to define a first gate layer, which shapes
the potential landscape. Next another 7 nm AlOx layer is
deposited, followed by a 70 nm Al layer which uniformly
covers the quantum dot area. Finally, a 200 nm Co film
is deposited and patterned into a micro-magnet (see Ex-
tended Data Fig. 7).
Qubit readout. The readout scheme is described in
Extended Data Fig.6. After each operation sequence,
Q2 is measured by spin-selective tunneling to the elec-
tron reservoir, where a spin-up (|1〉) electron can tun-
nel out and a spin-down (|0〉) electron is blockaded from
tunneling out. Such a spin-to-charge conversion changes
the charge occupancy in the quantum dot conditional
on the spin state. This in turn changes the current sig-
nal in an adjacent capacitively coupled single-electron-
transistor (SET). Single-shot readout of the qubit state
can be done by thresholding the current signal through
the SET [29]. The post-measurement state in this read-
out protocol is the |0〉 state, serving as reinitialization.
Q1 is tuned to be only weakly coupled to the SET, which
serves as the electron reservoir for Q1. This is to min-
imize the back-action from the SET, but also makes it
less efficient to readout Q1 by spin-selective tunneling to
the SET. Therefore, with Q2 reinitialized, a CROT gate
is applied to map the state of Q1 onto Q2. Then Q1
is readout by measuring Q2 again [29]. The readout fi-
delity of Q2 is mainly limited by the thermal broadening
of the electron reservoir, and the readout fidelity of Q1 is
limited by both the error in the CROT gate and in the
readout of Q2. Thus the readout visibility of Q1 is lower
than Q2.
Readout error removal. In the AllXY experiments
and in the implementation of the Deutsch-Jozsa al-
gorithm, the readout probabilities of Q2 are normal-
ized with calibrated readout fidelities (F|0〉, F|1〉). Af-
ter preparing Q2 in |0〉, F|0〉 can be calibrated directly
through the measured spin-down probability, and F|1〉
is calibrated through the measured spin-up probabil-
ity after a spin-flip operation (the spin-flip fidelity is
above 99%). Based on the measured state probabilities
in the AllXY and Deutsch-Jozsa experiments, PM =
(PM|0〉, P
M
|1〉)
T , the actual state probabilities (P|0〉, P|1〉) can
be reconstructed by P = F−1PM , where
F =
(
F|0〉 1− F|1〉
1− F|0〉 F|1〉
)
. (1)
Error sources. In the simultaneous Rabi oscillation
experiment (Fig.3), we attribute the visible decays in
both curves to the residual exchange coupling between
the two qubits. Simultaneous Rabi oscillations recorded
(in this case using the RT setup) over larger numbers
of oscillations show beating patterns. These patterns
are well reproduced by numerical models of the spin
evolution in the presence of a finite residual exchange
coupling. Such a beating effect looks like a decay in the
beginning. It is absent in the individually driven Rabi
oscillation (Extended Data Fig.9). In the two-qubit
experiments shown in Fig.4, the decay in the controlled-
9rotation Rabi oscillations and the finite visibilities in
the Deutsch-Jozsa algorithm are largely attributed to
charge noise. With the exchange coupling turned on, as
needed for two-qubit gates, the energy levels are much
more sensitive to charge noise.
Quantum state tomography. In the QST experi-
ment, the qubit state is measured by projecting it onto
the (−zˆ,+xˆ,−yˆ,+zˆ) axes. The projection on the −zˆ
axis is measured by direct readout of the spin state,
while the projections on other axes are measured by
applying a X, Y , or X2 gate, which are calibrated by the
AllXY experiment, before the readout. The trajectory
of the qubit state in the course of a X2 gate can be
reconstructed by performing QST at incremental burst
times of a rectangular microwave signal (Fig.3.c.), with
each measurement repeated 1,000 times. To visualize
the qubit state in the Bloch sphere, we remove the
readout error from the data. Since error removal can
lead to unphysical states such as data points outside the
Bloch sphere, a maximum likelihood estimation is imple-
mented to find the closest physical state of the qubit [31].
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Extended Data Fig. 1: Experiment setup. The quantum dot device is wire-bonded onto a printed circuit
board (PCB) which is placed at the mixing chamber (∼20mK) of a dilution refrigerator (Bluefors XLD). Voltage
pulses onto gates RP and LP are generated by the AWG at room temperature (RT), and go through a low-pass
filter (Minicircuits) and attenuators before reaching the device. These pulses are used to control the electrochemical
potentials of the quantum dots and load/unload electrons from/to the electron reservoir (See Extended Fig. 6). A
programmable mechanical switch at 3K is used to connect gate MW either to a vector signal generator (VSG) at
RT or to the cryo-controller at 3K (represented as two boxes next to the switch) through a 12-14GHz band-pass
filter to filter out wide-band noise. The mechanical switch can also be configured to send the output signals from the
cryo-controller to the oscilloscope and the spectrum analyzer at RT for electrical characterization in time and
frequency domain. The cryo-controller is programmed via an FPGA to generate the microwave bursts using an
external local oscillator (LO) signal and a clock (CLK) signal from a microwave signal generator (MSG) at RT. The
single electron transistor (SET) next to the quantum dots is voltage biased and the current signal (ISET ) through it
is converted to a voltage signal through a transimpedance amplifier and digitized by a digitizer card after a 10 kHz
analog low-pass filter. ISET is sensitive to the charge occupation of the quantum dots, allowing binary single-shot
readout of the qubit states via spin-to-charge conversion (Fig. 6).
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Extended Data Fig. 2: Dilution refrigerator setup a. Location of the cryo-controller and the quantum device
inside the dilution refrigerator (left). Top view and bottom view of the 3K plate showing the mounted chip
enclosure and the fixed holder for the enclosure respectively (right). b. Top view of the gold-plated annealed copper
enclosure (without the lid) which is used to mount and thermalize the cryo-controller. c. Ball-grid-array(BGA)-324
package hosting the cryo-controller chip with on-package decoupling capacitors (highlighted as white box in b). d.
The Wilkinson power divider (WPD) splits the input LO power into two equal paths with half power in each
implemented on a PCB. Discrete I/Q hybrids create the in-phase and quadrature phase component of the input LO
are wire-bonded on the PCB for LO distribution between the different transmitters inside the cryo-controller
(highlighted as red box in b).
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Extended Data Fig. 3: Detailed cryo-controller schematic a.Detailed representation of the digital circuitry.
b.Detailed system-level schematic of the analog circuity inside the controller.
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Extended Data Fig. 4: Power consumption and self-heating of the cryo-controller. a. Power
consumption pie chart showing the contribution of the digital and analog circuits in the cryo-controller. The
power-consumption breakdown of individual circuit blocks are shown for the analog circuits. b. Chip micrograph
showing the on-chip bumps used as I/Os. The locations of on-chip temperature sensing diodes and the analog and
digital circuitry (in TX0) are highlighted. c. The measured on-chip and 3K plate temperature using different
sensors versus the power consumption of TX0, as reported in [12]. The power consumption is varied by changing the
clock frequency of the chip. The nominal operating point for the work presented here and corresponding
temperatures are highlighted with a dashed vertical line. All the other transmitters (TX1, TX2, TX3) are switched
OFF in this measurement.
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Extended Data Fig. 5: Detailed electrical characterization of the cryo-controller. a. Schematics of the
output driver (complete version in Extended Data Fig. 3) showing the two different RF outputs which use the same
external LO to generate two different frequencies i.e. a 1GHz band around fLO or a 1GHz band around 3× fLO by
selecting the RF-Low or RF-High path respectively. b. Peak output power versus frequency generated using the
RF-Low and RF-High path respectively, as reported in [12]. c. Two-tone output spectrum of the cryo-controller
used in the simultaneous Rabi oscillation experiment. d. SNR and SFDR of the cryo-controller at various NCO
frequencies around 13.54GHz.
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Extended Data Fig. 6: Pulsing scheme in qubit experiments. a. Charge stability diagram of the DQD
system, showing the differential current signal (dISET /dVRP ) and charge occupation ((M, N), indicating M electrons
in the dot below LP and N electrons in the dot below RP) as a function of the voltages applied to gate LP (VLP )
and gate RP (VRP ). The three main stages of a typical pulse sequence are marked by the numbered circles. The
gate voltages of stage 3 vary between different experiments: in the experiments with exchange coupling turned on,
due to the cross-capacitance between the barrier (gate T) and the plungers (gates RP and LP), the LP and RP
voltages are different from the experiments without exchange coupling by ∼15mV. b. Schematic representations of
the DQD system during the experiment cycle. Q1 is first initialized to its ground state (spin-down) via fast
relaxation by pulsing to the charge transition line between (1,0) and (0,1) (stage 1), which is a spin-relaxation
hotspot [37]. Then Q2 is initialized by pulsing it to the transition line between (1,0) and (1,1) (stage 2), where the
Fermi energy of the electron reservoir is placed in between the two spin states of Q2. It allows a spin-down electron
to tunnel into the dot but forbids spin-up electrons from tunneling in, a mechanism called spin-selective tunneling.
During the qubit operations, the system is pulsed to the middle of the (1,1) region (stage 3) so both electrons are
well-confined inside the DQD. The barrier (gate T) voltage is used to turn off the exchange coupling between the
two spins in the operation of uncoupled qubits (all measurements in Fig. 3) and to turn on the coupling for
two-qubit logic operations (all measurements in Fig. 4). After the operations, Q2 state is read out via spin-selective
tunneling and reinitialized into the spin-down state (stage 2). The state of Q1 is read out by mapping its state onto
Q2 via a two-qubit CROT gate (stage 3), followed by readout of Q2 again (stage 2).
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Extended Data Fig. 7: Magnetic field gradient. a. Schematic showing the first and second Al gate layers in
green and purple, respectively. A Cobalt micro-magnet is located on top of the metallic gates (light red shaded
area). b. The micromagnet is magnetized by sweeping the external magnetic field (in zˆ direction) from 0 to 3T and
back to 380mT. The magnetized micro-magnet provides an additional magnetic field (brown dashed lines) which
has a longitudinal (zˆ) component with a field gradient along the double quantum dots. This longitudinal magnetic
field gradient (light blue arrows) makes the Zeeman splittings (resonance frequencies) of the two qubits different by
∼110MHz. Additionally, the micro-magnet also induces a transverse (xˆ) magnetic field gradient (green arrows).
When a microwave pulse is sent to the device through gate MW, the wave functions of the electrons are oscillating
in the zˆ direction. If the microwave frequency is on resonance with the qubit frequency, the electron is subject to an
oscillating magnetic field along the xˆ direction, which induces electric-dipole spin resonance (EDSR) [25].
a b
Extended Data Fig. 8: Electron temperature measured at different configurations. SET current signal
(ISET ) as a function of RP voltage (VRP ) measured at the charge transition between (1,0) and (1,1) when the
quantum device is connected to the VSG (a) and to the cryo-controller (b) (at zero magnetic field). The electron
temperatures are extracted by fitting the curves with the Fermi-Dirac distribution, with a lever arm of 0.172meV/V.
The measurements indicate that the output noise of the cryo-controller does not affect the electron temperature.
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Extended Data Fig. 9: Rabi oscillations of qubits individually driven by the cryo-controller. The
output frequency of two NCOs are set to the frequencies of Q1 and Q2 respectively, but only one NCO is active each
time. Using the same method as described in the main text, Rabi oscillations of Q1 (a) and Q2 (b) are measured
individually. Compared to the simultaneous Rabi oscillations shown in Fig. 3.b, the decay is much slower in the
individual driving experiments.
